

## 74180 Parity Generator/Checker

9-Bit Odd/Even Parity Generator/Checker  
Product Specification

### Logic Products

#### FEATURES

- Word length easily expanded by cascading
- Generate even or odd parity
- Checks for parity errors
- See '280 for faster parity checker

#### DESCRIPTION

The '180 is a 9-bit parity generator or checker commonly used to detect errors in high speed data transmission or data retrieval systems. Both Even and Odd parity enable inputs and parity outputs are available for generating or checking parity on 8-bits.

True active-HIGH or true active-LOW parity can be generated at both the Even and Odd outputs. True active-HIGH parity is established with Even Parity enable input ( $P_E$ ) set HIGH and the Odd Parity enable input ( $P_O$ ) set LOW. True active-LOW parity is established when  $P_E$  is LOW and  $P_O$  is HIGH. When both enable inputs are at the same logic level, both outputs will be forced to the opposite logic level.

Parity checking of a 9-bit word (8 bits plus parity) is possible by using the two

TYPE	TYPICAL PROPAGATION DELAY, $P_O = 0V$	TYPICAL SUPPLY CURRENT
74180	36ns	34mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74180N

#### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
$I_0 - I_7$	Data inputs	1ul
$P_E, P_O$	Parity inputs	2ul
$\Sigma E, \Sigma O$	Parity outputs	10ul


#### NOTE:

A 74 unit load (ul) is understood to be  $40\mu A I_{IH}$  and  $-1.6mA I_{IL}$ .


enable inputs plus an inverter as the ninth data input. To check for true active-HIGH parity, the ninth data input is tied to the  $P_O$  input and an inverter is connected between the  $P_O$  and  $P_E$  inputs. To check for true active-LOW parity, the ninth data input is tied to the  $P_E$  input and an inverter is connected between the  $P_E$  and  $P_O$  inputs.

Expansion to larger word sizes is accomplished by serially cascading the '180 in 8-bit increments. The Even and Odd parity outputs of the first stage are connected to the corresponding  $P_E$  and  $P_O$  inputs, respectively, of the succeeding stage.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



# Parity Generator/Checker

74180

## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS		OUTPUTS		
Number of HIGH Data Inputs (I <sub>0</sub> - I <sub>7</sub> )	P <sub>E</sub>	P <sub>O</sub>	Σ <sub>E</sub>	Σ <sub>O</sub>
Even	H	L	H	L
Odd	H	L	L	H
Even	L	H	L	H
Odd	L	H	H	L
X	H	H	L	L
X	L	L	H	H

H = HIGH voltage level  
 L = LOW voltage level  
 X = Don't care

## ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	74	UNIT
V <sub>CC</sub> Supply voltage	7.0	V
V <sub>IN</sub> Input voltage	-0.5 to +5.5	V
I <sub>IN</sub> Input current	-30 to +5	mA
V <sub>OUT</sub> Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	V
T <sub>A</sub> Operating free-air temperature range	0 to 70	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	74			UNIT
	Min	Nom	Max	
V <sub>CC</sub> Supply voltage	4.75	5.0	5.25	V
V <sub>IH</sub> HIGH-level input voltage	2.0			V
V <sub>IL</sub> LOW-level input voltage			+0.8	V
I <sub>IK</sub> Input clamp current			-12	mA
I <sub>OH</sub> HIGH-level output current			-800	μA
I <sub>OL</sub> LOW-level output current			16	mA
T <sub>A</sub> Operating free-air temperature	0		70	°C

## Parity Generator/Checker

74180

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS <sup>1</sup>	74180			UNIT
		Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub> HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX	2.4	3.3		V
V <sub>OL</sub> LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> = MAX		0.2	0.4	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>			-1.5	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5V			1.0	mA
I <sub>IH</sub> HIGH-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4V	I <sub>O</sub> - I <sub>7</sub> inputs		40	μA
		P <sub>E</sub> , P <sub>O</sub> inputs		80	μA
I <sub>IL</sub> LOW-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V	I <sub>O</sub> - I <sub>7</sub> inputs		-1.6	mA
		P <sub>OE</sub> , P <sub>O</sub> inputs		-3.2	mA
I <sub>OS</sub> Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX	-18		-55	mA
I <sub>CC</sub> Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX		34	56	mA

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure I<sub>CC</sub> with P<sub>E</sub> and P<sub>O</sub> inputs at 4.5V, all other inputs and outputs open.



**AC ELECTRICAL CHARACTERISTICS** T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

PARAMETER	TEST CONDITIONS	74		UNIT
		C <sub>L</sub> = 15pF, R <sub>L</sub> = 400Ω		
		Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub> Propagation delay Data to even output	Waveforms 1 & 2, P <sub>O</sub> = 0V		60 68	ns
t <sub>PLH</sub> t <sub>PHL</sub> Propagation delay Data to odd output	Waveforms 1 & 2, P <sub>O</sub> = 0V		48 38	ns
t <sub>PLH</sub> t <sub>PHL</sub> Propagation delay Data to even output	Waveforms 1 & 2, P <sub>E</sub> = 0V		48 38	ns
t <sub>PLH</sub> t <sub>PHL</sub> Propagation delay Data to odd output	Waveforms 1 & 2, P <sub>E</sub> = 0V		60 68	ns
t <sub>PLH</sub> t <sub>PHL</sub> Propagation delay P <sub>E</sub> or P <sub>O</sub> to output	Waveform 1		20 10	ns



# Parity Generator/Checker

74180

## AC WAVEFORMS



## TEST CIRCUITS AND WAVEFORMS



### Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

5